Cell Relay Archive

Cell Relay Retreat>List Archive>month:1997-Nov> msg00101



[Date Prev][Date Next][Thread Prev][Thread Next]  
  [Date Index][Thread Index][Author Index][Subject Index]

Re: IMA - ASIC / Chip Set ?

  • From: "Jeff Meyers" <jmeyers@enol.com>
  • Date: Thu, 13 Nov 1997 12:38:31 -0700

For an FPGA solution using the PMC-Sierra MPH T1/E1 framer, see:
http://www.apptel.com/docs.htm.
For a complete board-level solution for up to 8 T1/E1 ports, see:
http://www.odetics.com/telecom/limopromnu.html.

----------
From: Jeff Meyers <jmeyers@enol.com>
To: R.S.Srinath <rss@teil.soft.net>; cell-relay@cell.ucs.indiana.edu
Subject: CR: Re: IMA - ASIC / Chip Set ?
Date: Thursday, November 13, 1997 8:38 AM

For a complete board-level solution for up to 8 T1/E1 ports, see
http://www.odetics.com/telecom/limopromnu.html.

----------
From: R.S.Srinath <rss@teil.soft.net>
To: cell-relay@cell.ucs.indiana.edu
Subject: CR: IMA - ASIC / Chip Set ?
Date: Thursday, November 13, 1997 10:17 AM

Hi

We would like to know if there is an ASIC or chip set that implements the 
ATM Forum's Inverse Multiplexing for ATM ( IMA ). Please furnish details 
if any. 

This information will greatly appreciated.

Thanks & Regards

R S Srinath 
____________________________________________________________________________


___
Senior Engineer-D & D,		e-mail		: rss@teil.soft.net	
Tata Elxsi India Ltd,     	Phone(off)	: 080-845 2016/17 
Bangalore, India              	Phone(res)	: 080-665 3694
____________________________________________________________________________


___
"The rungs of the ladder were not meant to rest, but to hold a man's foot
long
                 enough to put the other somewhat higher "